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The field of low temperature solid state research has been 
characterized by two divergent approaches. The physicist has long 
used decreased temperatures in his studies of the properties of solid 
state and semiconductor materials in order to adequately separate in­
trinsic and extrinsic effects. The bulk of such research has been 
concerned with the resistivity and Hall coefficient for single crystals 
or aggregate crystal ingots under various impurity conditions. The 
engineer is more interested in the possible optimization of devices as 
related to their operating characteristics at low temperatures. In 
most cases the engineer has tended to make the assumption that the 
operating temperature band for solid state devices such as transistors 
and diodes is limited to a small region as conçared to the wide range 
of ambient temperatures to which many present systems are being sub­
jected. In particular the advent of cryogenic techniques into the 
computer field, as well as the emergence of space flight computers 
has given rise to the requirement that electronic subsystems be de­
signed to operate at reduced temperatures. An example of this is a
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recent requirement set forth by the National Aeronautics and Space 
Administration ( 9 )  which states that electronic subsystems used in 
lunar landing vehicles be able to operate over the ambient temperature 
experienced at the lunar surface.
The particular area of interest developed in this dissertation 
is concerned with the storage time of silicon transistors subjected 
to low ambient temperatures. Storage time as used here is defined 
as the time necessary for a transistor driven into a saturated state 
of operation to return to a normally biased active region of opera­
tion after removal of the driving current. From this definition it 
is apparent that this work is of immediate interest to engineers con­
cerned with the design of circuits and systems which utilize binary 
or pulse coding techniques as well as those engineers and scientists 
responsible for the design and fabrication of transistors to be uti­
lized for such circuits. In particular those scientists and engineers 
responsible for the design of space flight systems and components 
must consider the effects of low ambient temperatures on storage time 
since environmental conditions dictate this mode of operation.
Active researchers working in this general area may be broken 
down into three general classifications. There are those investigat­
ing the properties of semiconductors at low temperatures, those con­
cerned with the development of switching models for transistors, 
and a smaller group interested in the cryogenic applications of solid 
state devices. Typical of these groups is the work of the low tempera­
ture physics group at Purdue which has done extensive work in the process
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of investigating the properties of silicon and other materials under 
cryogenic conditions, the work of Ebers and Moll (5) in developing a 
classical theory of large signal behavior of junction transistors, and 
the recent work reported by Credle (2) in measuring the active state 
parameters of alloy transistors at reduced temperatures. The Purdue 
group has been primarily concerned with the development of fundamental 
theories concerning the properties of semiconductor materials, and have 
not considered active devices as an entity. Groups working on the develop­
ment of circuit models for transistors have generally assumed operation 
at fixed temperatures and thus avoid the problems arising from wide tem­
perature variations. Credle has neglected the problems arising from satu­
ration effects by limiting his experiments to the active or non-saturated 
state.
None of the groups working in this area have attempted to operate 
at low temperatures with saturated conditions on the transistor. It is 
not possible to use models or theories developed by the previous work 
to explain some effects noted under these conditions. The investigations 
performed in this experimental program show a definite trend away from 
results as predicted from classical theory. It has not been possible to 
explain the deviation of observed phenomena on the basis of known per­
turbations such as surface recombination, or crystalline dislocations.
It was decided that the deviations from trends predicted by classical 
theory required detailed investigation to determine and define the pro­
cesses and factors giving rise to such departures from expected vari­
ations.
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The present program of research was undertaken in order to develop 
a thorough understanding of silicon transistors in the saturated state 
with particular emphasis on the response of the storage time at low 
temperatures. Through development of the physical significance of the 
factors giving rise to an observed anomalous behavior at low tempera­
tures, it is hoped that some measure of knowledge will be contributed 
to the understanding of low temperature solid state device operation. 
There should be great value in this type of information in order that 
special devices may be fabricated to obviate the difficulties outlined.
CHAPTER II
STATEMENT OF THE PROBLEM AND REVIEW OF PREVIOUS WORK
Objectives of the Study
The Increasing complexity of electronic circuits used for inform­
ation processing and storage, as well as the increased speed necessary 
for handling large amounts of information has led to serious consider­
ation of thin film crossed field cryotron memory systems. While such 
systems are still in the research phase, their promising characteristics 
of high packing density and fast switching speed make them extremely at­
tractive for future computer applications. There is in addition an in­
creased usage of micro-electronic circuits for high packaging density 
systems for use in space flight applications. These systems and their 
associated pulse drive and telemetry circuits will be subjected to am­
bient temperatures not presently experienced by standard solid state 
systems.
A  large number of the systems to be used for space flight and 
cryotronic memory systems will involve transistors in the switching 
mode of operation. Cryotronic memory systems and the associated solid 
state circuitry must be designed to operate at the optimum condition 
in regard to switching times.
Calculations based on classical theory tend to indicate that
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the rise time, fall time, and storage time of a transistor used in the 
switching mode should decrease with temperature decrease. Based on such 
considerations it is reasonable to use the cryogenic plant to cool some 
of the drive circuits associated with the memory banks. In addition it 
would appear that best performance might be obtained by operating the 
telemetry and pulse drive circuitry in space flight electronic systems 
at the low ambient temperatures on the dark side of the spacecraft.
Due to these considerations it has become necessary to take a 
serious and critical look at the behaviour of active semiconductor 
devices at cryogenic temperatures. In particular, the variation of 
switching time must be determined as a function of the device ambient 
temperature.
Previous Work
Previous work on switching characteristics stems from a classic 
paper by Ebers and Moll in the December 1954 issue of the Proceedings 
of the Institute of Radio Engineers. In this article definitions of 
the various parameters and an analysis of the coefficients in the 
current equations for a transistor in the three operating regions of 
cutoff, active state, and saturation were defined. An equivalent cir­
cuit valid in each region was determined. No attempt has been made 
by the authors to determine the efficacy of these circuits for large 
temperature changes. In all cases reported the temperature was assumed 
to be 300°Kelvin.
The relations developed by Ebers and Moll seem to hold for the
rise and fall time in a temperature band from about 200°K to 400°K.
This band is further limited by the doping characteristics and 
geometrical construction of the transistor.
It is generally conceded that the analysis of Ebers and Moll 
is adequate for the cutoff and active state regions of operation at 
normal temperatures. Much additional work has been devoted to a 
better analysis of the processes involved in the saturated or region 
three state. Notable among contributors in this field are Gariano (7), 
Lin and Jordan (12), Wiencek (16), and Nanavati (13).
Nanavati has concentrated his efforts upon the establishment 
of a method for predicting the storage time of a transistor from a 
knowledge of the small signal parameters. This method of storage time 
determination has some merit since an indication of switching perform­
ance may be determined from available manufacturers data. No attempt 
has been made to consider the variation of the small signal parameters 
due to variables inherent in the switching process such as instantaneous 
emitter current change, collector to emitter voltage deviation, 
potential gradient, and large signal modulation. No analysis has 
been attempted for the case of large temperature deviation.
Wiencek has applied three diffusion process equations for the 
analysis of the three current regions, onset, storage, decrease, which 
occur in the saturated state. The model derived by this technique is 
superimposed on the active state model of Ebers and Moll to determine 
a model which is stated to hold in all regions of operation. It should
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be noted that no real advantage is gained over that of the Ebers and Moll 
model, since each current source included in the Wiencek model is active 
only in a certain region of operation. While this model is indicative 
of the actual diffusion processes which occur in the saturated state, 
in reality it sets up two distinct models. The models degenerate into 
the models as determined by Ebers and Moll. No attempt has been made 
to specify the parameters of the circuit as functions of the ambient 
temperature.
Lin and Jordan have derived a series of expressions which show 
that the maximum energy transferred to the transistor base during 
transient or switch conditions is determined by the sustain voltage 
and the external load. The energy transferred will cause excessive 
dissipation due to the current amplification occurring in the collector 
region. It has also been noted that the junction temperature rise 
during switching is directly proportional to the transient energy 
delivered to the transistor. From the results obtained it is possible 
to state that cooling or maintaining the junction temperature at a 
constant value will render the device less susceptible to injury from 
transient surges, and obviate the necessity of extensive protective 
devices.
Gariano has carried out an interesting analysis of the diffused 
junction and surface barrier transistor regarding transient switching 
effects. His analysis is based upon a first order solution of the 
diffusion equation and is quite extensive. The results obtained from
9
this analysis agree well with the results obtained from the model of 
Ebers and Moll, and in addition have the geometric and electronic 
characteristics predominant, which allows further insight into pos­
sible device improvement. The analysis falls somewhat short of the 
desired results inasmuch as the variation with temperature is neglect­
ed.
Credle has reported results of a series of tests run on a group 
of similar pnp alloy junction transistors where the ambient temper­
ature was varied from 76°K to 300°K. The major part of this report 
is concerned with the high frequency small signal "y" parameters.
It is reported that grounded emitter pulse tests were conducted where 
the transistor was driven to the edge of saturation, and the results 
showed a decrease in rise time for a given output pulse. In addition 
it was noted that since rise time decreases with increased output 
pulse, it is possible to deliver large output current pulses from 
small signal transistors when they are immersed in liquid nitrogen.
No attempt was made by Credle to analyze either the rise or decay time 
in an attempt to discover the causes of this decrease. In addition to 
these pulse measurements, Credle has measured the high frequency 
"y" parameters and concludes from the results that the expressions 
developed by Shockley (15) for the pnp germanium alloy transistor 
are valid and may be extended over this temperature range. From the 
results as measured by Credle it is possible to state that the band­
width, current carrying capability, and frequency cutoff may be in­
creased by lowering the ambient temperature.
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Hlckmott (8) has developed an amplifier which will operate at 
liquid nitrogen temperatures. In the course of this development 
Hickmott measured the effect of lowered temperatures on batteries, 
paper capacitors, electrolytic capacitors, ceramic capacitors and 
resistors. The amplifier finally developed was not capable of being 
totally immersed in liquid nitrogen. This was not due to the trans­
istor, but to the large value of capacitance required for emitter 
bypass. Hickmott has found that electrolytic capacitors are not 
usable below about zero degrees centigrade. It should be noted that 
this should not be such a great problem if sintered anode tantalum 
capacitors are used, since they are rated usable to minus fifty 
degrees centigrade. In the report by Hickmott no data on pulsing 
or switching effects is included.
A large number of papers have been published in the past twenty 
years concerning the properties of semi-conductors. Notable among 
groups working in this field have been the scientists at Bell Tele­
phone Laboratory, the physics department at Purdue, and more recently 
the scientists at the Watson Laboratory at Columbia.
For work done prior to 1950 concerning the behavior of both 
silicon and germanium at low temperatures, and for information on 
basic transistor phenomena, an excellent source of material is 
Shockley's book (15). In Chapter 11 of this reference, the works of 
Pearson and Bardeen, Horovitz, and many other investigators are pre­
sented in some detail. Of major interest in this connection, the 
resistivity of silicon (lightly doped) alloys are seen to decrease
11
O ofrom room temperature (25 C) to slightly below 0 C, and then to increase
with further temperature reduction. In addition, highly doped materials
are shown to be either independent of temperature, or of slightly
higher conductivity as the temperature decreases.
Most of the work on the low temperature behavior of semiconductors 
sir.c“ 1950 has centered around an attempt to explain an anomalous be­
havior exhibited by resistivity versus temperature plots for germanium.
In addition many measurements on the Hall coefficient have been pub­
lished. The steep maximum in the log R versus 1/T curves for germanium 
crystals at liquid helium and liquid hydrogen temperatures has received 
particular attention. Fritzsche ( 6 )  and Hung (10) have reported extensive 
investigations into the properties of single crystal germanium. In add­
ition, Fritzsche has reported the effect of compensator additions which 
tend to change the resistivity slope and the required ionization energy. 
Using this technique Fritzsche has developed an empirical relation 
for the conductivity which takes the form:
a  = exp (-E^/kT) + Cg exp (-E^/kT) + exp (-E^/kT) 
where E^ is the donor ionization energy and the first term represents 
the conduction band conductivity.
E 2  is determined from the slope of the conductivity curves 
at low temperatures.
Eg is determined by subtraction of the other two terms from the 
value of conductivity in the 3°K to 10°K temperature range 
for samples of moderate inqjurity concentration.
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It should be noted that this expression does little to explain 
the process of conduction, or to resolve the question of the anomaly, 
it does however give a basis for stating that evidently three cond­
uction processes are involved. Since and E 2  are highly dependent 
upon impurity concentration Fritzsche and others have concluded that 
the conduction between impurity centers as proposed by Hung is a 
highly probable process.
Debye and Conwell (3) as well as Kohane (4) have made further 
measurements on the electrical properties of germanium for n type 
doping. They have measured the conductivity and Hall coefficient for 
samples in a temperature range from ll^K to 300°K. Great care was 
used in the preparation of the samples used in these experiments, and 
results which are predictable using classical theory are reported.
In some aspects the agreement is questionable, since only 10 percent 
agreement was used as a basis for their conclusions. Two principal 
conclusions concerning n type germanium lattice mobilities are obtain­
ed. The mobility varies as T  ̂ not T for the temperature range 
of 20.4°K to 300°K, and at temperatures below the inversion or 
intrinsic bound, the impurity mobility varies less rapidly than 
predicted by theory. The exponent on T for impurity mobility varies 
between 1.0 and 1.5 depending upon concentration. It has also been 
noted that an effective carrier mass of about one fourth the free 
electron mass gives a best fit relation. Deviations from the -1.5 
and +1.5 exponents on T are easily explained by pointing out that 
these exponents are based on the assumption that the band edge is
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located at the center of the Brillouin zone, and that the assumption 
of spherical constant energy surfaces is not true for either silicon 
or germanium based on the magnetoresistance measurements of Johnson 
and Iluiovitz (11) .
Scalar and others (13) have reported a low temperature break­
down effect in germanium. By using both d.c. step functions and micro­
second pulses on germanium at liquid helium temperatures the existence 
of a reversible, non-destructive breakdown effect at low voltages 
has been observed. The breakdown occurs in both n and p type ger­
manium and is manifested as a sharp increase of current for a small volt­
age change. The charge carrier multiplication due to impact ioniza­
tion of impurity neutral particles is suggested as a possible source 
of carriers necessary for the breakdown effect. The high mobility of 
charge carriers at these temperatures seems to indicate the probability 
of such a process .
Measurements made by Johnson and Horovitz on semiconductors 
in the liquid hydrogen, liquid helium range have provided much of 
the information about the behavior of semiconductors at low temperatures. 
These scientists have reported on resonance phenomena, energy band struc­
ture, Hall coefficient, conductivity, impurity band phenomena, 
microwave absorption, and thermo-electric power measurements. Of par­
ticular interest are values determined for silicon, both n and p types. 
Cyclotron resonance experiments on n type silicon suggest that constant 
energy surfaces for the conduction band in silicon are not spherical, 
but rather are ellipsoids of revolution about the cubic axis in the
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Brillouin zones. The cyclotron effective mass is made up of both a
transverse and a longitudinal component and the orientation of th.;
magnetic intensity relative to the major axis of the ellipsoid.
Measured values are respectively;
m, = 0.98 m , and m^ = 0.19 m l o t o
For p type silicon two resonance peaks have been observed, 
which indicates the presence of two mass components, one "heavy" 
and one "light" hole with masses m^= 0.16 m^, m^= 0.5 m .
E l . orgy band structures based on these measurements reveals 
a conduction band edge which does not lie at the k=0,0,0 point, but 
slightly off this point, while the valence band edge does lie at the 
0,0,0 point. The significance of this picture lies in its ability to 
help clarify deviations from theoretical considerations concerning 
the mobility, and thus electron and hole relaxation times.
Due t ■) the low temperatures used for the work done by this 
group and others at Purdue, all impurity conduction was predominatly 
caused by either positive (p-type), or negative (n-type) carriers.
If this is allowed as a basic assumption, then the conductivity 
mobility i. ay be expressed as :
H = qx/m
O
where x = relaxation time
m = "conductivity" mass, 0.26 m for n type silicon,
<T o
0.38 m for p type silicon, o I- , r
Since x depends upon the scattering process, its temperature 
dependence and therefore the temperature dependence of the conductivity
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mobility depends upon the type of scattering dominant in a particular 
temperature band. The experimental results show that an additional source 
of scattering is present at low temperatures, which is thought to be 
due to the scattering of conduction electrons by impurity ions.
Past efforts by workers in the field of transistor switching 
circuit theory have yielded satisfactory results of both a theoretical 
and experimental nature regarding device behaviour at normal ambient 
temperatures. No previous work has been reported on switching character­
istics at low temperatures except for measurements of fall and rise time 
on a non-saturating alloy Junction germanium transistor. Much of the 
basic numerical data on conductivity processes in semiconductors at 
low temperatures has been reported by various groups. The fundamental 
properties and their deviations from classical predictions have been 
determined and evaluated by several low temperature physics groups, 
but this information has not led to a clear cut definition of the 
physical process which gives rise to such deviations. The theory of 
impurity center conduction as proposed by Hung has not been generally 
accepted, although many other proposed theories degenerate into a dif­
ferent statement of Hung's theory. The impurity center conduction picture 
will explain empirical results based on measured conductivities at low 
temperatures.
Many of the early textbooks written on transistor device be­
haviour, and some of their more recent competitors make a flat state­
ment that "transistors and other solid state devices will not work 
at low temperatures in the liquid hydrogen or helium range." This
16
statement is never accompanied by any reference to published works, and 
is in general attributable to hasty conclusions drawn from approximate 
equations describing device operation which are not meant to be extrap­
olated over such a wide range. It is a matter of some concern that such 
statements are allowed in view of the published results of many tests 
on tunnel diode oscillators which operate from liquid helium temperatures 
into the ambient region of normal rooms.
Specific Objectives of the Present Investigation 
The successful implementation of switching circuits for high speed 
computer applications demands optimum device operation. In conjunction 
with proposed cryogenic memory elements it has been suggested that an 
optimum temperature situation may be achieved for excitation circuits 
which would give fast rise and decay times for control purposes. While 
it is true that lowering the temperature will in general speed up the 
'rise time of transistors, no consideration seems to have been given to 
saturated state operation.
The largest group of transistor digital control circuits in use 
at present are of the saturated state type. Since any major deviation 
from this principle would entail laborious and time consuming ind­
ividual circuit designs, no major changes are to be expected.
Taking such matters into consideration, it was decided that 
an investigation into the behaviour of silicon transistors at low 
temperatures with particular emphasis on the storage properties and 
storage times should be carried out. The storage time parameter rep­
resents the worst case condition, and was chosen for intensive study
17
since equipment was available to make precise measurements on this 
effect.
An anomaly in the storage time at low temperatures was observed 
and it became necessary to measure various other parameters of the trans­
istor at lowered temperatures in an attempt to determine the basis 
for the storage time deviation from classical predictions.
CHAPTER III 
DESCRIPTION OF EXPERIMENTAL APPARATUS
Experimental apparatus used In this program consisted of two 
major groups: (a) low temperature teat chamber and heater with temp­
erature monitoring and control equipment, (b) various signal gener­
ating, measuring and recording equipment. A  block diagram of the 
experimental apparatus in a typical configuration is shown in figure 1.
Test Chamber
The low temperature test chamber consisted of a standard liquid 
nitrogen large mouth dewar filled with liquid nitrogen, and an invert­
ed dewar chamber with a brass and copper rod axially situated so that 
an electrical resistance heater of 103 ohms resistance could expel heat 
radially and maintain a uniform temperature. The inverted dewar was used 
as the sample chamber. A drawing of the test chamber is shown in figure 2.
The control system for the heater consists of a power supply util­
izing a full wave bridge rectifier and a slide wire rheostat for current 
control. A temperature monitoring potentiometer was used for visual 
checks on the temperature stability of the chamber. By varying the pulse 
duration of the heat input it is possible to maintain the specimen at any 
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Pulse Generation System 
Generation. Pulses used for testing the transistors were gener­
ated by a General Radio model 1217A unit pulse generator. The pulses 
used varied from 2 to 10 microseconds duration and were used at rep­
etition rates of 1 and 2 thousand per second.
Amplification. The output pulses from the model 1217A were amp­
lified by a General Radio type 1219A pulse amplifier matched to a 50 
r
ohm external load.
Measuring Instruments and Recording Devices 
Small Signal Parameters. The measuring instruments used for de­
termination of the small signal "y" parameters consisted of a General
Radio model 1210C sinusoidal oscillator, 561D vacuum tube bridge, and 
a type 1232A null detector. Current and voltage measurements made in 
conjunction with these tests were made with a Measurements Corporation 
model 62 vacuum tube voltmeter, a Triplett model 626 microammeter, and 
a Beede Electric Instrument Company model 157 milliammeter.
Temperature Measurement. The temperature of the test specimen 
was measured by means of a copper-constantan thermocouple attached to 
the specimen with silicone rubber tape. This thermocouple tape assembly 
had a 2.6 millisecond thermal time lag, and was monitored by a 
Honeywell-Brown Instrument company model 126W2 potentiometer. This 
potentiometer has a scale and reference scale calibrated for the 
1937 calibration data on copper-constantan. The assembly and potentiometer 
dial were checked at 25°C against a mercury thermometer, at 0°C in an ice
22
obath, and at 76 K against liquid nitrogen.
Recording Instruments. The output response of the test section was 
monitored and recorded using a Tektronix model C-12 oscilloscope camera 
used with a Tektronix model 543 oscilloscope with a type CÂ dual trace 
plug in for the pulse measurements. The Same camera was used with a 
Tektronix type 575 transistor curve tracer for recording the static 
input and output volt-ampere characteristics of the transistor under 
test.
Other Measurement Devices. Additional equipment usred consisted 
of General Radio type 722N and 222F precision variable capacitors, a 
Simpson model 270 multimeter, and a General Electric d.c. ammeter.
CHAPTER IV 
PROCEDURE
The initial phases of the experimental work were concerned 
with the variation of storage time for various silicon and germanium 
transistors as the ambient temperature was varied from 77°K to 300°K. 
These measurements resulted in the selection of a particular silicon 
npn transistor for intensive investigation. Further investigations 
concerned the determination of various transistor parameters in an 
attempt to ascertain factors relating to an anomaly observed in the 
initial measurements.
Storage Time Measurements 
Common Base
Storage time measurements for the common base configuration were 
made with the transistor mounted in a pre-calibrated socket at the 
termination of a shielded 50 ohm cabling system. A type "T" Leeds and 
Northrop copper constantan thermocouple was firmly attached to the 
transistor and the entire assembly was sealed with silicone rubber 
tape. The transistor was placed in the test chamber and allowed to 
cool to 77.2°K. The cabling system was connected to a patch panel 
where the base lead was connected to the common shield. A variable 
resistance was placed in series with the emitter in order to maintain
23
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a fixed voltage for one series of tests, and a fixed current for a 
second series. The emitter to base junction was connected to the "B" 
input of the dual trace preamplifier for the fixed voltage tests, 
and a clip on milliammeter (type 456A Hewlett Packard) was connected 
to the "B" input for the fixed current tests. The collector of the 
transistor was connected to a six and a twelve volt lead acid storage
battery through 1000 ohms, and to the input of the "A" section of the
preamplifier. The type 1219A General Radio pulse amplifier was con­
nected to the series resistor in the emitter circuit to provide the 
driving pulse. This amplifier received driving pulses from the type 
1217A General Radio unit puiser. The unit puiser was connected to 
drive the pulse amplifier with negative pulses and to provide
synchronization trigger pulses to the type 543 Tektronix oscilloscope.
The transistor received a fixed voltage or fixed current pulse 
of 2 microseconds duration at a repetition rate of 1000 pulses per 
second. The output pulse was displayed on the oscilloscope and was 
photographed using the C-12 Tektronix camera set at f2.8;l/18. As 
the test chamber was heated, convenient temperature points were sta­
bilized so that the specimen temperature remained constant for one 
minute, and the input pulse was monitored and reset when required.
The output pulse was then photographed and temperature and approx­
imate value recorded. This was necessary in order to later identify 
the proper trace for each temperature. During this phase of measure­
ments it was found that changing the external circuit resulted in a 
change in the storage duration, but not in its variation with temp­
25
erature. All succeeding tests were carried out with a 1000 ohm load, and 
a six volt source.
Common Emitter
With the transistor inserted in the test socket and connected 
through cabling to the patch panel as previously described, the emitter 
was connected to the common shield. The input from the 1217A puiser was 
shifted to give a positive pulse to the base, and the series resistor 
was adjusted for a typical level of input current and voltage which 
would drive the collector to emitter voltage to approximately zero volts 
and give a sharp rise to the onset of the pulse measured at the collector, 
The input pulse system was shifted from emitter to base at the patch 
panel in order to accomplish the proper drive situation. A  photograph of 
the test equipment as set up for the pulse tests is shown in figure 3.
Base Charge Storage
In order to determine correlation between observed storage time 
at the collector and the charge storage at the base emitter junction, 
a measurement of the saturation base charge has been carried out.
The transistor was connected into a circuit as shown in figure 4.
A photograph of the test equipment set up for this measurement is shown 
in figure 5. The pulse input to the base was observed on the oscillo­
scope, and at each temperature of interest the capacitor was adjusted 
to give a saturation peak. Capacitors used were the General Radio types 
722N and 222F precision variable air capacitors. By pre-loading the
tSJ
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Figure 5 - Equipment for Base Charge Tests
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pulse amplifier with a 50 ohm resistor a stable pulse height of 15 volts 
is applied to the capacitor transistor combination. The static volt-amp­
ere characteristics of the transistor can be measured for both the in­
put and output at the same time as the saturation level is measured, 
and the base to emitter saturation capacitance is then calculated.
Static Volt-Ampere Characteristics 
In order to calculate the value of base to emitter saturation 
resistance it is necessary to determine the voltage from base to 
emitter at saturation. A measurement of both the input volt-ampere 
characteristics and the output volt-ampere characteristics for the 
transistor was carried out at the same temperature points as the 
ones chosen for base charge measurements. The type 575 Tektronix 
transistor curve tracer has two input sections which may be selected 
for display by means of a front panel switch. A set of input leads 
was therefore connected so as to measure the base to emitter volt 
ampere curve at input number one, while another set of leads was 
connected to measure the output characteristics at input number two.
The curve tracer was set up so that the output curves were measured 
with the simulated six volt source and 1000 ohm load. These curves 
were alternately displayed and photographed by the C-12 camera.
This measurement circuit is shown in the photograph on page 28.
Measurement of Ico 
Since the minority current carriers are generally considered 
as a major cause of difficulty in storage time response it was
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considered necessary to measure the value of Ico to determine whether 
it could be considered as a negligible quantity. A Lambda model 71 power 
supply was connected in series with a 10 megohm resistor and the collect­
or terminal. The base terminal was grounded and the emitter left open. 
The power supply was set at 50 volts, and as the temperature was 
varied the voltage across the collector base junction was measured
with a model 62 vacuum tube voltmeter. This voltmeter is reported by
9the manufacturer to have an input impedance in excess of 10 ohms, so 
negligible loading was assumed. The current was found to be less than 
10 ^ amperes at the highest temperature and decreased as expected, and 
therefore was neglected as insignificant in the remainder of the tests.
Small Signal Parameters 
The small signal "y" parameters were measured in an attempt to 
check the results of Credle, and to determine the behaviour of the 
transistor in the active region as the temperature was varied. A 
special transistor mount was utilized in connection with the type 
561D vacuum tube bridge. This bridge will measure the y parameters 
of any three terminal device at a frequency of 1000 cycles per sec­
ond. The transistor mount was inserted into the bridge with connect­
ions made to the transistor in the test chamber by means of teflon 
insulated strip line.
Bias for the transistor was effected from a fully charged 6 
volt storage cell. The collector to emitter voltage was maintained 
at a constant level and monitored with the model 62 vacuum tube volt­
meter. The bias current at the base was kept constant by means of
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a small rheostat and monitored with the Triplett microammeter. The 
input bias terminals were shunted with a 2000 microfarad electrolytic 
capacitor to simulate the required short circuit for the bridge 
measurements. This capacitor effectively isolated the bridge from 
the microammeter and rheostat loading.
The signal source for the bridge was the 1210C oscillator set 
to 1000 cycles per second. The detector used was the model 1232A 
null detector set for logarithmic voltage reading at a tuned fre­
quency of 1000 cycles per second. The source, bridge, detector 
combination was peaked for maximum sensitivity with the bridge in 
an unbalance condition before each measurement.
A  photograph of the overall instrumentation involved in these 
tests is shown in figure 6. It should be noted that some measure­
ments on this transistor were attempted using the liquid helium 
transport dewar shown as the test chamber. These measurements were 
abortive, although other devices tested in this chamber gave reason­
able results during their cooling phase. Tunnel diodes were also 
tested in this chamber using a constructed curve tracer and showed 
definite useable characteristics.
wN>
Figure 6 - Complete Instrumentation
CHAPTER V 
THEORY
To consider the case of a transistor in the switching mode, 
three distinct states are covered. The first state of operation is 
termed the cut-off or region I state. The second state is termed 
the active or region II state. The third state is termed the sat­
urated or region III state, and is characterized by forward bias 
at both junctions.
During a normal saturation switching cycle the sequence of 
events may be characterized by the time necessary for each change 
of region to occur as related to the driving or saturating pulse. 
These characteristic times are outlined for the case of a rect­
angular input pulse as follows:
1. Time necessary to bring the collector into the active 
region of operation. This is the time required for the 
pulse front to propagate through the base or emitter 
region and be felt at the collector. This time is usually 
symbolized as t^ .
2. Time required for the collector to reach saturation. This 
time is symbolized by t^ and is called the rise time. By 
definition it is measured as the time necessary to go 
from 10 percent to 90 percent of the final value.
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3. Time held in saturation, this is determined by the duration 
of the input pulse and is not considered as a characteristic 
trait of the transistor.
4. Time required to switch from saturation to active operation 
after removal of the driving pulse. This is known as the 
collector storage time and is symbolized as t^
5. Time required for the transistor to switch from the end of 
the storage period to the cut-off region. The time is called 
fall time and is symbolized as t^. By definition this time is 
measured as the time necessary to go from 90 percent to 10 
percent of the initial value.
A sketch of a typical output or collector current pulse is shown below 
with the appropriate times indicated. This sketch is for an input pulse 
of rectangular form with duration tĵ .
a
In formulating a model to adequately cover the effects at low
temperatures two approaches may be used. The first approach would be to 
attempt an interpretation of effects from a physical model of the trans­
istor. The alternate approach would entail calculations from an equiv-
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aient circuit model whose parameters are temperature responsive, and 
the dependence is known. The circuit model approach is appealing, but 
too many variables other than temperature will upset the model para­
meters. The first approach is used with model parameters being used 
where their dependence is known and will aid in the determination 
of terms arising in the developed equations.
For the grown junction transistor at room temperature it is 
assumed that a condition of uniform carrier density, resistivity, 
and lifetime exists on each side of the emitter base junction. The 
total current through the junction can be calculated from Shockley's 
equation;
j = q ( + UpP )§ + q ( 7n - Dp TP )
For the grown junction npn transistor with axial symmetry it is 
suffecient to take the current density in the longitudinal direct­
ion times the cross sectional area to determine the total current. 
This direct method gives an expression of the form;
&  ■ Znrj*
where j^ is the current density as determined by the one dimensional 
form of Shockley's equation.
In order to study the effect of temperature on storage time, 
it is necessary to consider the effect of carrier injection into 
the base region upon the various parameters and portions of the 
transistor.
Consider the case of an npn grown junction transistor with the 
collector to base region reverse biased, and where the emitter to
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base junction is either forward biased or zero biased. If a large 
carrier injection for a time t^ is effected at the base, then the 
base and emitter resistances will be modulated by the carriers.
The current density in the semi-conducting region subjected 
to an electric field § , where axial symmetry of the semiconductor 
is assumed has been proposed as that given by the one dimensional 
case of Shockley's equation:
= q ( Un̂  ̂ + UpP + q ( D^7n - D̂ vp)
where j^= current density in the longitudinal direction 
li^= electron mobility 
hole mobility 
p = hole density 
n = electron density
Velectric field intensity —  DC/ Lg
Vgg= average value of base voltage
L_ = effective base width
D = electron diffusion constant n
D = hole diffusion constant 
P
q = charge of a free carrier = 1.602 (10)
If an initial equilibrium condition is assumed to exist across
the base region, the diffusion terms may be neglected and the current
density equation rewritten as;
, *DC3, = q ( UpP )
B
For an npn type transistor, the base conductivity can be ex­
pressed as a function of the equilibrium density since before in­
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jection only one type of carrier is considered to be present in the 
conduction sense. The conductivity in the equilibrium state is expressed 
as:
” o ‘ ’“pPo
where » equilibrium conductivity of the base material
p = equilibrium hole density of the base material = N - N ,o a d
= density of acceptors in the base
Nj = density of donors in the base.
If a block of material with this conductivity has electrons inject­
ed from an external generator, then the electron and hole densities are 
changed so that the following relations are set up: 
n(xyz) = n^ + An 
p(xyz) = p +  Ap
5(xyz) = + A§
where An = excess electron density 
Ap = excess hole density
A§ = change in electric intensity due to external field. 
Substitution of these terms into the current density relation sets 
up a modified relation such as follows:
jx = 9 ( "o +  An ) + Up ( Po + Ap ) S* 4 A§
For an npn transistor biased class B, subjected to an applied positive 
rectangular voltage pulse at the base, the following conditions prevail 
at the base:
‘5* ; 4n . ip «  p^ ; «  p^
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Using these relations, the base current may be determined by 
integrating over the volume of the base:
It is also possible to state that will not be a function of the
geometry if diffusion terms are neglected, this amounts to making the 
applied pulse duration long compared to the propagation time. Under 
this condition the current - base width product may be written as:
“ ®o +  965^ ( W* + Wp ) / a p  dS
AV= Go aVLg + q Y- ( +  lip ) AN
B
where AN =» excess number of carriers in the base (holes or electrons) 
AV = height in volts of the pulse applied from base to 
emitter.
This equation may be rewritten in terms of a conductance term 
and a conductance modulation term as follows:
1, . + q ( M  iv
let AG = q ( u + u )II p Z.
^B
then = AV ( +  ^G)
The continuity equation for carriers in a system such as this may 
be written as:
a ( P - P.) . - ( P - Pp ) - 1 ,.i + g 
at T, q P P
or 8 ( n - n^) = - ( n - 7 .1 ^ +
aE
where the signs are appropriate to the charges and currents and
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where p - = &p
n - n = An o
gp = external hole generation rate
g^ = external electron generation rate
I = hole current 
P
I = electron current n
If diffusion effects are neglected then the continuity equation for 
holes nay be rewritten as:
^  = g
dt Tg P
the excess hole density Ap can be expressed as Q/n where Q = volume 
of the base. The rate of external hole generation can be expressed as;
gp =
and the Laplace transform of Q(t) can be expressed as;
^  [ t t V J  "
and Q(t) = I^Tg jT - exp ( -t/r^ ^
therefore: _  p  H
Ap(t) = = Ap I 1 - exp ( -t/Tg ^
-  IgTs where Ap = —
At some time less than the pulse width, the density of holes at a 
distance x from the emitter-base junction may be determined. At 
time t this density is given by an expression of the following
r  /- ( - %««) '[■Ap(x) = Ap \ 1 - exp , ^
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integration of this expression from Q to will yield the expression 
for the change in the number of carriers:
*1
AN
where A  ■ cross-sectional area of the active base region.
AN - I X 1 + [ “p «x% ] [' - -p s ; ; ^ ]  )
If the first order term in the series expansion is assumed to be 
sufficient for an expression of the exponential term in x, then;
Ax^ _
and AN - — ^  Ap (1 - exp -t/y^)
Tsince Ap = —
and n  - AXj^ for x^ =
I Y
then AN = — (1 _ exp -t/T_)q 8
The change in conductance due to the application of a drive
current is given by the expression;
U +  U
AG(t) « —  2 Tgig (1 - exp -t/Tg)
Defining ^ )*̂ s /l 3 as M, the conductance of the base may bep n D
written as:
G(t) - + MIg (1 - exp -t/Tg)
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and the base resistance may be written as;
1 + ^bb 1 -t/Ts )o
where r, , = I/G = ^B/ qy p Abb oo ^
If the total charge in the base during the application of the
base drive current I is expressed as ;B
Q = Is^s
then the electron density in the base during carrier injection is 
given by the relationship: 
n = n^ + Q/0
Due to recombination processes, the excess electron density 
will decrease in an exponential manner with time, and the excess 
term may be expressed as ;
A ^B^sAn = exp -t/Tg .
From the continuity equation the following relationships may 
be set up:
n p o *̂ o
If this equation is solved for V, the potential across the base to , 
emitter junction may be determined:
V = JSi„iE . M  In AS 
1 Po 1 "o
substituting the expression previously obtained for ^p into the above
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equation gives the following result for V:
t )
The first two terms in this expression may be defined as ^
which equals the potential across the base at the moment the pulse 
is removed, and the total potential across the base may then be 
written as;
V = V _ MBE(Sat.) q
To determine the collector current it is necessary to evaluate 
each term of the continuity equation under the conditions previously 
defined. The continuity equation for the one dimensional case is 
expressed as;
dn -An 1
dï ■ ~  " n  +s ^
where An has been previously determined as Q/Q . The rate of density 
change is proportional to the net rate of change in charge, and may 
be expressed by;
dAn 1 ^  
dt = n  dt
for the one dimensional case under consideration the diffusion equation 
for electrons may be written as;
I = qD n n dx
therefore: „dl n _ d n
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If a linear electron density is assumed, then the second derivative term 
will be zero and the diffusion portion of the continuity equation will 
indeed vanish. For the case of a grown junction axially symmetric trans­
istor with a large base the assumption of linear electron density is 
reasonable. Since the net rate of electron or hole generation in the 
base region has previously been defined as;
then the continuity equation may be rewritten as :
i  i s  . i s
n dt ns
Taking the Laplace transform of this expression for the condition that 
Q (t=0) = 0 yields the following equation;
sQ(s) =- + —
"̂ s ^
or Q(s) = J  [  1 + ST---- 3
Taking the inverse Laplace transform for this expression yields the 
expression for Q(t) as follows;
Q(t) = IgTg ( 1 - exp -c/Tg )
For the npn transistor being considered it is possible to assume
that the electron current in the base is primarily due to collector
current under saturated conditions, therefore the equation for the
base electron charge may be written as;
I T
Q(t) = = IgTg ( 1 - exp -t/Tg )
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solving this equation for gives;
ic = 1 - t/Tg)
where g - common emitter current transfer ratio
During storage time the continuity equation for charge processes 
may be written as:
s
where a linear charge gradient has been assumed. is the reverse current 
during the storage time which occurs in the base. The Laplace transform 
for the time variation of charge in this case is;
sQ( 8) = IgT; +  ^
s
I. Ir
or Q(s) = ®s +  1/Tg s( s +  1/Tg )
Taking the inverse Laplace the equation for time variation of charge is 
determined as:
Q(t) = IgTg exp - t/Tg - I%Tg ( 1 - exp - t/r^ )
If the current through the base is primarily due to collector current, 
then the time variation of charge may be written in terms of the col­
lector current and expressed as:
« »  ■ ¥ •
If this expression is joined with the previous expression then an ex­
pression is determined for I^ as a function of the base current and 
the reverse curfBht. This equation is given on the following page as:
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Ig - B [ïg exp -t/Tg - 1% (1 - exp -c/Tg^
During saturation and storage time the external circuit constants and 
the saturation voltage of the transistor determine a simultaneous value 
for such that :
 ̂ \ c  ■ ^CE(Sat.))^^CC (Sat.) 
where ^
R = collector saturation resistance.
therefore:
^CC
since »  R^g we may assume that / R^
Combining the two equations for under saturated and storage conditions 
it is possible to write the following relationship:
-is ''cc +  eig 
%  ■ «( )
This equation may now be solved to determine the storage time equation;
1 B ( Ig " ^R )
Big +  V;c / R^
The reverse base current I may be determined from the following 
relation:
%
where Q represents the charge stored in the base to emitter capacitance.
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The capacitance at the base and the charge may be related by the 
expression; Q= C__V__ , where the value of V__ has previously been de-i>C D& I>£*
termined as a function of both temperature and time as;
V = V _ jsl,BE BE(Sat.) q
The value of V__,_ . has been obs rvcd in the course of the experiment-. )
al program, and an empirical relation of the form:
'^BE(Sat.) = ^
has been determined. In the case of the silicon transistor studied,the
slope was found to be equal to -1.36 millivolts per degree Kelvin,
while the interpolated intercept was approximately 1.3 volts. The
actual limit on  ̂ as T approaches zero is more likely the
gap potential of 1.1 to 1.14 volts as reported by various investigators.
The potential difference measured for silicon diodes having junctions
of essentially plane construction was 0.989 volts at a temperature
of 4.2°K.
The capacitance at the base should be approximately determined 
by the following expression:
c = p q 'BE 2u T
where 1% = ( 1% - 1% )•( 1 + B )
and is known to be proportional to T from statistical theory.
If we choose the average value of I for use in this equation then it isL
possible to effect a simple solution. If the time dependence of I and
&7
V are used, then a circular mathematical path for solution of the
storage time equation is involved. It was decided that for purposes
of determining temperature dependence the average level could be
used for I and the base to emitter voltage could be used as a linear £
function of temperature based on the empirical relation. If these 
assunçtions are used then the value of I may be determined as:
R
(l+P)IgLg (mT+B)
Substitution of the above relation into the previously de­
termined equation for the storage time was effected in order to 
determine the temperature dependence of this parameter. This step 




This equation will reduce to the relation found by Gariano for the
pnp alloy germanium transistor, and also to the equation determined
by Ebers and Moll for the alloy transistor, if proper conditions
are placed on the signs and allowances make for the defined values
of C„_ , I- , and I_ used to determine the above. It has the further o£ K £
advantage of indicating what factors are important in designing a 
transistor for minimal storage times. One of the most important 
factors to consider is the relaxation time or recombination time.
as symbolizec by
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Since the lifetime is one of the most important factors in 
the storage time equation, it is necessary to consider probable re­
combination processes which determine the value of .
For a general treatment of the factors governing carrier 
transition rate probabilities, it should first be noted that the 
energy form for carrier activation is most probably that of im­
pact ionization. For every excitation or ionization process there 
must be a converse recombination process whereby the excited carriers 
undergo transitions to lower energy states. If the idea of impact 
ionization from externally generated carriers is accepted, then 
this means that collision processes are highly probable for the 
recombination.
A correlation should exist between the rate of a process and 
its converse. The connection between these two rates is provided 
by the principle of detailed balance. The statistical concept of 
this principle may be stated as follows;
"For a system in thermal equilibrium the rates of a
process and its inverse are equal and balance in detail."
When a semiconductor departs from thermal equilibrium due to any 
external stimulus, then the principle of detailed balance will no 
longer hold, but the principle of microscopic reversibility is 
still maintained. This principle states that the transition prob­
abilities for an event and for its converse are equal. Due to the 
application of these two principles on probabilities under conditions 
of steady state excitation it is generally possible to apply the
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ideas of detailed balance to a semiconductor.
It is the tendency of a non-equilibrium electron density n to 
restore itself to an equilibrium density n^. This tendency may or may 
not be proportional to the excess density An. It is in general possible 
to state that the deviation in linearity of the restoration ten­
dency from An is small, and under this assumption the continuity
equation may be written as:
9An „ . 1 T An
âï - + q
where g^ = electron generation rate
T = electron bulk lifetime n
The simplest model for semiconductors makes the assumption that
is completely independent of An. If this model is assumed, it is
possible to solve the continuity equation regardless of the positional
dependence of g^ and I^ . Where does depend upon the excess electron
density , the equation becomes difficult to solve since the positional
dependence of g^ and I^ must be known either functionally or in terms
of a statistical matrix. Since the usual case for t is one of virtualn
independence of An for small samples and external generation processes, 
it is possible to state that 71^ does vanish, and that g^ is independ­
ent of positional terms. The continuity equation becomes a simple first 
order equation in this case and may be written as; 
dAn An ,
^  - 8n - —  - 8„ -
n
where p = 1/t ■ bulk recombination rate,n n
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For long term generation, where the rate of generation is large 
compared to the bulk lifetime, the bulk lifetime will be the ratio of 
the excess electron density to the external generation rate. When excess 
generation stops, then the recombination rate is the logarithmic 
decrement of An, and sets the rate at which conditions tend towards 
equilibrium:
-1 dAn 
n ~ An dt
When the recombination processes are restricted to band to band 
transitions, then the recombination rates for electrons and for holes 
are identical. Under these conditions the lifetime may be symbolized 
as: Tg= T„ = Tp .
When an electron in the conduction band undergoes a transition 
and falls to the valence band, its potential energy difference must 
be given up as some other form of energy. The principle of detailed 
balance and microscopic reversibility leads to a statement of gener­
al balance which might be applicable to this case, whereby the energy 
form for the recombination transistion is of the same type as the 
generative form. It should be noted that this statement comes as 
a result of a combination of the principle of detailed balance and 
microscopic reversibility and refers to the form of the recombination 
energy and not to the transition probability. In order to develop a 
physical theory for the dynamics of the transition process, a gen­
erative process must be defined.
For the transistor junction at thermal equilibrium in a shielded
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radlationless environment the most probable generation process 
would be impact ionization from an external source. The injected 
carriers will accelerate the carriers present and raise them to 
higher conduction states. The inverse process for this generative 
cause iS known as Auger recombination.
The Auger recombination process involves two parallel phenom­
enon. One of these consists of electron-electron collisions while 
the other involves hole-hole collisions. In the case of electron- 
electron collision, a finite probability exists that an electron 
pair may collide in such a manner that one drops to the valence 
band, while the other rises to an empty state high in the conduct­
ion band. The static electron-electron recombination rate may be 
designated as while the dynamic value is designated as r^^.
The inverse of this process consists of electron pair creation 
by intact ionization. The generation rate for this type of process 
has a static value represented as , and a dynamic value which 
is symbolized as g^^. From the principle of detailed balance it 
is possible to state;
R = Gee ee
Hole-hole collisions may result in excitation to a low valence 
state and recombination with an electron from the. conduction band. In 
this case the recombination and generation rates are symbolized as;
\ h  “ ®hh
In a semiconductor with heavy holes such that:
C - ( ®e / “h  ̂  ̂ ’
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In a semiconductor with heavy holes such that:
G = ( 1 ‘
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then the difference in the electron-electron recombination rate and 
the electron-electron generation rate will dominate the recombinat­
ion for n-type, p-cype, or intrinsic material. In heavily doped p- 
type material hole-hole processes will become dominant.
Blakemore (1) has pointed out that calculations based on a 
model of Beattie and Landsberg yield the following expressions for 
the two thermal equilibrium rates:
Gee = A  "i ^xp [-££. / ( l + Q k l ]
*ee = B exp [- E. / ( l + Q k l ]
where A and B are proportionality constants, and is the intrinsic 
energy gap.
The generation and recombination rates as expressed represent 
equal upwards and downward rates. When the semiconductor block receives 
injected excess carriers such that A n = ( n - n ^ ) = ( p - p ^ )  , then 
the recombination rate exceeds the generation rate. This condition sets 
up a dynamic recombination rate given by the expression:
2
r = G n_2_ee eel 2
, V o /
since the electron-electron recombination involves two electrons and 
one hole. The generation rate for the dynamic condition is given by:
K 1
The net rate of recombination is given by the difference of these two 
dynamic rates. The recombination rate (net) is therefore given as:
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( - 8ee > ■ ®ee
inp - n 1 I n
The continuity equation may now be written in terms of the transition 
rates as:
dn np - n ,
8n - dt - ( 'ee + 'hh > ' < «ee + «hh > •4 —  < Gee"Po + >
Since the regular continuity equation has already given the value of
1/t ^ as;
1 ®n dn 
Tg " An dt
then the lifetime due to Auger recombinations may be written as equal to 
, where = Tg and is given by the following expression:
T .  =
4
A  ( + Po + An ) ( )
The Auger lifetime equation may be rearranged in terms of the 
intrinsic lifetime and a constant of proportionality which turns out
as a function of temperature in the following manner :
,  ^ _______________________








The intrinsic carrier density n^ varies in accordance with an ex­
pression of the form:
n^ = exp(-E^/kX)
2
ing to the expression:
and the terms n^T. in the Auger lifetime varj' with temperature accord-.
[ W r )  Î5 ]
All processes in a semiconductor vary with doping level, and the 
density of hole - electron pairs. The small modulation lifetime is 
given by the expression:
2„| T,
T_ =O (n^ + p^) (n^ + y p j
for An «  n^ , p^
Rearrangement results in the expression:
( 1 +  "o / P o  ) ( 1 +  YPo / "o )
It should be noted that in the intrinsic region where y <  1 ,
the expression for reduces to . For a p type semiconductor the
ratio of n /p moves rapidly to a value which is much less than one o o
upon cooling due to the reduction in thermal electrons in the cond­
uction band. The first effect noted would be an increase in the de­
nominator to the value one, and the lifetime would approach 2 
On further cooling, the lifetime rises less rapidly. The transition 
would occur Wien the electron supply becomes extremely limited in
55
comparison with that of free holes, and the hole-hole processes 
dominate. When the second term in the denominator ( 1 + yp^ /n^ ) 
reaches a value of 2, the transition temperature will be reached.
At temperatures rather lower than this transition, the hole-hole 
processes take over completely and the lifetime is given by the term 
2V i -
When donor atoms are more numerous than acceptors, the semi­
conductor goes to an extrinsic n type upon cooling. Where the maj­
ority carriers consist of electrons, it is probable that a large re­
combination rate will be maintained over a wide temperature range. 
Letting the symbol e n^ - p^ be used to denote the excess density
of ionized donors over ionized acceptors, then:
1 r \  2n = _ An + /  y  An + 4 no 2 o y  4 o
If it is assumed that ( n^ + An ) »  y ( p^ + An ) , then the Auger
lifetime may be written as :
* ( ûn + + 4n^ ) ( 2An + An + An^ + An? )O 1 O O 1
If we take the equality case where n = p = n , then thiso ^o 1
expression reduces to the following:
Ta -
(2n^ + An) (n^ + An)
As the semiconductor cools, the lifetime diverges since the value of 
n^ decreases due to the reduction of conduction electrons, and the
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lifetime for an n type material approaches a limiting value given 
by the expression:
^ V i
(An^ + An) 2 ^
It has previously been shown that the storage time for a trans­
istor may be expressed as:
B ( In - I, ) 
t = T In ------------ ^
where the predominant term was shown to be that due to - It has fur­
ther been shown that is a lifetime due to Auger recombination processes, 
and that the Auger process is proportional to the product of the carrier 
density squared and the intrinsic lifetime for n type materials. The 
Auger lifetime is proportional to the intrinsic lifetime for p type 
materials at low temperatures where hole-hole processes dominate.
If the logarithmic terms could be neglected in the equation for 
tg as being independent of the temperature, then the lifetime would 
be the only variable term, and the storage time could be written as:
tg = AT^ 5 exp(-E. / kT)
If the logarithmic terms are not neglected, but all terms which 
are not temperature dependent are called constants, then the storage 
time may be written as; 





In the Initial investigations attempted, the pulse response test 
of Ebers and Moll was set up with a transistor mounted in a shielded 
socket inside the variable temperature dewar. It was expected from the 
theoretical considerations that Lhe storage time should vary as 
and that an optimum temperature point could be determined for best 
switching condition in terms of lowered storage time and fair values 
of 0. The tests were also run on the supposition that the exponent on 
T would not be exactly 1.5, but that it could be determined and should 
lie somewhere between 1.0 and 2.0. Upon the initial cooling to liquid 
nitrogen temperatures using a 2N118 grown junction transistor, the 
decrease in storage time was observed on a Tektronix oscilloscope. 
During this initial observation the storage time was seen to decrease 
as cooling was effected. At the point of thermal stability the storage 
time suddenly increased to a value of approximately 2.5 times the room 
temperature value. This unexpected phenomenon led to a careful check of 
the test circuit, including parameter changes on the input and output 
circuit. No external causes could be ascertained for the unusual re­
sult, so a different transistor was inserted. Using an alloy junction
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transistor the phenomenon disappeared. Subsequent cooling of the alloy 
transistor by insertion into a liquid helium bath showed an increase in 
the storage time at some temperature less than 76°K. Successive tests 
of some ten mixed types (diffused mesa, micro-alloy, grown-rate, planar 
mesa, epitaxial, and planar epitaxial) showed the same results at dif­
ferent temperatures. As a general rule it can be stated that the lower 
the value of storage time at room temperature the lower the transition 
temperature. This gave credence to the view that some different type of 
recombination might be taking place at lowered temperatures since the 
only variable in the storage time equation which might be a definite 
function of temperature for different geometries was the value of .
Due to the difficulty of controlling the temperature in the re- 
o ogion from 76 K to 10 K, which seems to encompass most of the transi­
tion temperatures, it was decided that more intensive investigation 
would be carried out on the grown junction transistor. Two factors 
dictated the choice of this transistor. The geometry is relatively 
simple, fitting the axial symmetry conditions, and the anomaly occurs 
within the temperature range of the variable dewar.
Storage Time Results 
Measurements were carried out on several grown junction silicon 
transistors using the grounded emitter test circuit of Ebers and Moll. 
The pulse input was kept constant first in voltage and then in current 
for this set of measurements. No essential difference in the variation 
was detected for either of.the particular pulses used as long as the 
saturated condition was achieved. In order to take as accurate a
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measurement as possible, a copper constantan thermocouple was fixed to 
the transistor case and calibrated at room temperature (72°F on a 
mercury thermometer), ice point (32°F on a mercury thermometer) and 
at liquid nitrogen temperature (assumed as - 320.4 ° F ) . The output 
pulse as measured by the Tektronix scope was then photographed as the 
temperature was increased from the liquid nitrogen point. Plate 1 of 
figure 7 shows the output pulse for several temperatures from liquid 
nitrogen temperature to 130°K with delays at increasing temperatures 
moving to the left from the maximum value of 5.98 microseconds at 
liquid nitrogen temperature to a minimum value of 1.8 microseconds at 
the highest temperature. Plate 2 of figure 7 shows the delay from 
left to right as the temperature was increased from 150°K to room 
temperature, with the value of approximately two microseconds storage 
at 150°K to about 6 microseconds at the room temperature. The lower 
pulse in each plate is a photograph of the input pulse at the base. 
Table I on page 62 shows the values taken from a photographic set of 
this type for a typical transistor. Note that the delay on storage 
time from liquid nitrogen temperature to 135°Kelvin is decreasing, 
while further increase to room temperature sets up an increasing 
storage time. These two plates are presented as typical of the many 
photographs taken from which the data has been abstracted.
The storage time plotted as a function of the temperature for 
the common emitter configuration is presented in figure 8. Figure 9 
is a presentation of the storage time as a function of temperature
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for the common base configuration. These curves represent the results for 
a typical grown junction silicon transistor. Table II is a presentation 
of the data as abstracted from photographic plates for the common base 
circuit.
The minimum storage time in both configurations occurs at a 
temperature of 132°K. Below this temperature the storage time varies 
as some function of the form:
tg = CT'“ exp(-Eg / kT ) .
If a value of m  = 1.64 is chosen for the exponent, the gap energy term
Eg may be determined from the curve. A  close fit to both the common
base and common emitter curves may be obtained for a value of E = 0 . 0 5
g
electron volts. This corresponds to the activation energy and exponent 
reported by Johnson and Horovitz for n type silicon under impurity center 
conduction conditions. If Hung's Llieory of impurity conduction is correct 
then it is reasonable to suppose that at low temperatures an impurity 
scattering will take place giving rise to a different form or value for 
the relaxation time. Attempts made to fit the experimental data with 
reasonable functions over the entire range have not been successful.
This gives further credence to the belief that an essentially different 
type of process is occurring.
It is possible to fit this curve with a polynomial expression 
in T, but such a fit yields no information on processes giving rise to 
the variation in storage time. Since the storage time has been determined 
for a typical transistor as a function of temperature having the form:
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Plate 1 - Output pulse In the temperature 
B 76°K to 130°K. ?\
with Increasing temperature.
range from Pulses move left
Plate 2 - Output pulse in the temperature 
range from 150°K to 300°K. Pulses move right 
with increasing temperatures.
Figure 7 - Photographs of Common Emitter Output Pulses
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TABLE I
EXPERIMENTAL RESULTS C(WMON EMITTER STORAGE TIME
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Figure 8 - Storage Time vs Temperature - Common Emitter
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TABLE II
EXPERIMENTAL RESULTS COMMON BASE STORAGE TIME
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Figure 9 - Storage Time vs Temperature Common Base
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t - C exp ( - E, / kT )S I  ' i '
It would be possible Co fit this function to the data quite well. There 
are six constants to be determined. An iterative least squares fit could 
be determined using a computer of the 7090 class, with a set of data 
points presented in successive array with respect to temperature. This 
expression would of course not necessarily fit if the constants were 
arbitrarily pre-determined. This is the case for the actual transistor 
since the six constants are functions of the device, doping, modulation 
carrier density, and geometry.
It is possible to fit the data with an expression of the form :
tg = C^T* exp (-E^/kT) + C^t " exp (-E^/kT) + f (T-T^)^
where m  = 1.8 for E^ = 0.5 electron volts
n = -1.64 for E = 0.05 electron volts 
g
or m  = -2.2 for E^ = 1.14 electron volts
n = -1.64 for E = 0 . 0 5  electron volts,
8
with f(T-T^)^ being determined such that a fIt is obtained at T = 132°K, 
where the tangents must be matched to the other sections at 185°K and 
99.8°K. The two values of m  for the high temperature end for different 
values of E^ are proposed as each being a possible mechanism. The value 
of -2.2 at 1.14 electron volts was determined using the premise that 
the storage time would be proportional to the Auger lifetime. This does 
not seem to be likely since the Auger lifetime is in essence proportional
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with f(T-T^)^ being determined such that a fit is obtained at T = 132°K, 
where the tangents must be matched to the other sections at 185°K and 
99.8°K. The two values of m  for the high temperature end for different 
values of E^ are proposed as each being a possible mechanism. The value 
of -2.2 at 1.14 electron volts was determined using the premise that 
the storage time would be proportional to the Auger lifetime. This does 
not seem to be likely since the Auger lifetime is in essence proportional
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to the square of the intrinsic carrier density multiplied by the in­
trinsic relaxation time. The intrinsic relaxation time is proportional 
to the mobility. This should give a positive exponent on T of value 
1.0 to 2.0. The 1.8 exponent at an activation energy of 0.5 electron 
volts would tend to support a scattering caused by a sea of ionized 
carriers in which the relaxation time would be proportional to the 
electron density.
Other Parameters 
After determining that an anomaly did exist in the value of 
storage time at lowered temperatures, and after consideration of the 
possible scattering processes was not revealing in determination of 
the transition temperature, it was decided that other parameters 
might yield information concerning the transition point.
From the model and technique determined by Nanavati, it was 
apparent that any deviation in the small signal parameters would 
show up as a deviation of the storage time. Credle has measured 
the small signal parameters for micro-alloy germanium transistors 
as a function of temperature down to 76°K, but it has been deter­
mined by previous measurements that the micro-alloy transition 
temperature is in the liquid hydrogen range.
The small signal "y" parameters for the transistor were meas­
ured as the temperature was varied from 76°K to 300°K. The frequency 
used for these measurements was 1000 cycles per second which was 
determined by the bridge used. The results are plotted in figures 
10 through 13.
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Figure 10 is a plot of the variation in the small signal input 
conductance parameter " y a s  a function of temperature over the temp­
erature interval from 76°K to 3Q0°K. Table III presents this data in 
tabular form. This curve shows good agreement with theoretical pred­
ictions. Modification of the input spreading conductance equation 
as derived in chapter IV to include the variation of the unmodulated 
carrier density with temperature gives an expression of the form:
G(t) - + M(T) Ig (1-exp
where M(T) = M^T'^'^exp(-E^/kT)
--1-5 and T “ T Ts o
Since y^^^ is proportional to the conductance term it is normal to 
expect a continual decrease in the value as T increases. No dev­
iation which would account for the dramatic and abrupt change in the 
value of storage time is noted for this parameter.
The short circuit small signal reverse transfer ratio "y^^" is 
plotted as a temperature function in figure 11. Tabulated values for 
this measurement are presented in table IV. This parameter attains 
a maximum and relatively constant value in the 160 to 220 degree 
range, with smaller values on either side of this range. This is the 
same type of measurement reported by Credle for the case of three 
different assumed lifetimes. This parameter is rather difficult of 
calculation, since it is proportional to the base to collector transfer 
efficiency, to the bulk resistivity of the base and emitter blocks, 
and to the relative gap potentials at the junctions. No abrupt change 
which might account for the variation in storage time is noted.
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TABLE III
EXPERIMENTAL RESULTS SMALL SIGNAL INPUT CONDUCTANCE
lly II
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Figure 10 Small Signal Input Conductance vs Temperature
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TABLE IV
EXPERIMENTAL RESULTS SMALL SIGNAL REVERSE CONDUCTANCE
My II




































Figure 11 Short Circuit Reverse Transfer Ratio "y^^" vs Temperature
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The short circuit forward conductance is presented as a
plotted function of temperature in figure 12. Data for this plot is 
tabulated in table V. The parameter is generally considered as a 
function of the emitter current, being equal to some KI^ term. Since 
the measurements conducted in these tests were carried out at a 
constant value of collector current because of the bridge arrange­
ment, this value was expected to decrease as the required emitter 
current increased. The emitter current required to maintain the 
collector at a constant value is proportional to the emitter to 
collector efficiency in the following manner;
where or » the product of the emitter to base efficiency, the base 
transport ratio, and the collector to base efficiency by far the 
largest temperature variable term is the emitter base efficiency.
This factor is proportional to the lattice mobility, and causes a  to 
change as the negative three-halves power of the temperature. The 
collector efficiency is inversely proportional to the breakdown 
voltage and therefore increases slightly due to the reduction of 
thermal electrons in the conduction band. No major deviations which 
might account for the transition temperature are noted in this pa­
rameter.
Figure 13 is a representation of the short circuit output con­
ductance as the temperature varies. This parameter varies in much the 
same manner as the real part of the output conductance as measured
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TABLE V
EXPERIMENTAL RESULTS SMALL SIGNAL FORWARD CONDUCTANCE
Temperature - Degrees Kelvin
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119.25 25.4
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Figure 12 - Small Signal Forward Conductance vs Temperature
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TABLE VI
EXPERIMENTAL RESULTS SMALL SIGNAL OUTPUT CONDUCTANCE
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Figure 13 - Small Signal Output Conductance vs Temperature
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by Credle. The greater slope at lowered temperatures is a function of 
the larger bulk resistivity due to the reduction in conduction electrons 
in the n type collector.
The y parameters for this transistor vary in accordance with predict­
ions based on simple classical theory. Normal operation is experienced 
throughout the temperature band. From these measurements it is possible 
to state that the transistor could be used as a standard small signal 
amplifying element at liquid nitrogen temperatures. Difficulties are 
expected in attempts to stabilize the operating point and the current 
gain for wide ranges of temperature in this region, but from measure­
ments on hg^ it is noted that an operating region from about 77°K to 
180°K could be used with good results on stability if a suitable 
resistance is used in the feedback path from collector to base. The 
measurements on h^^ are presented in tabular form in table V I I , and 
plotted as a function of temperature in figure 14. The current trans­
fer ration h^^ is essentially a function of majority carriers in the 
emitter and collector regions, and the decreased value as the temp­
erature is decreased is therefore as expected. The decrease in current 
transfer will yield a considerable decrease in the current gain as 
the temperature decreases. This will be partially offset by the de­
crease in the input impedance and in the output conductance terms.
It should also be noted that if the emitter current could be 
kept at a relatively constant value then a constant voltage amplifier 
could be designed to operate over the temperature range of interest.
This can be accomplished by proper thermistor feedback elements.
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TABLE VII
EXPERIMENTAL RESULTS SMALL SIGNAL CURRENT TRANSFER
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The small signal measurements have revealed no sudden or abrupt 
change in the normal transistor operation in the active region. Since 
the storage time is the amount of time required for the charge stored 
in the base to emitter junction region to become depleted through the 
external circuit so that the base becomes a non-conducting system, 
a measurement of the amount ^f charge required for the transistor to 
become saturated was carried through. Base saturation charge is 
plotted as a function of temperature in figure 15. The data on the 
capacitance in series and the calculated value of charge is tab­
ulated in table VIII. The amount of charge required for saturation 
at low temperatures shows a marked correspondence to the storage 
time. This is as expected, but a careful consideration of the expect­
ed value of charge does not support this result any more than the 
expected variation in storage time was met by classical consider­
ations. If the charge is assumed as a non time variant quantity 
at saturation, then the charge will be proportional to the product 
of the voltage at saturation and the base to emitter capacitance.
The capacitance of a semiconducting junction is a function of 
the voltage applied, so the charge becomes a function of the sat­
urated voltage. This function is generally expressed as:
B̂E " K ( VgE(Sat.) )
In order to check this expression it was necessary to determine
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Figure 15 - Saturation Base Charge vs Temperature
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was checked by measurement of the input and output volt-ampere charac­
teristics of the transistor with a type 5 7 5  curve tracer as the temp­
erature was changed. Photographic records were taken of these curves, 
and the data as abstracted is tabulated in table IX. This data is
plotted as a function of temperature in figures 16,17,18.
The saturated value of base to emitter voltage was found to vary 
as follows;
^BB(Sat.) B
B . 1.13 volts 
m  = - 1.36 (10)"^ volt - 
If this expression is inserted into the equation previously stated for
Q g , and the derivative is taken and set equal to zero, a slope equal to
zero will be found which should occur at T = 837°K . This temperature 
is found to correspond to a relative maximum for the equation and is 
obviously meaningless.
In light of this data, it has been concluded that some other process 
has occurred which changes C as a function of temperature independentDC
of the applied voltage. Such processes can also be accounted for as an 
inçurity scattering change on the relaxation time, which is not incon­
sistent with the storage time results.
From the static characteristic curves used to obtain the saturated 
value, of base to emitter voltage, the curves of saturation base current 
and saturation beta (current transfer ratio at saturation) were also 
plotted. The results as plotted are expected and are predictable from 











77.35 a . 1.036 3
88.7 2 . 0 1 . 0 4
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Figure 18 - Saturation Charge Transfer vs Temperature
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CHAPTER VII
CONCLUSIONS AND RECOMMENDATIONS 
The storage time for silicon transistors has been measured as a 
function of temperature. Several transistor types have been observed, 
and detailed measurements carried out on one particular type. The one 
chosen was a grown junction transistor of relatively low current 
gain, large physical size and with a high value of storage time at 
ambient room temperatures. Classical theorj', as developed for switchr 
ing states, would seem to indicate that over the operating range of
the device the storage time should decrease with temperature decrease.
An anomalous behavior has been noted in all transistor types tested.
At some value of lowered temperature the storage time suddenly in­
creases at a high rate with temperature decrease.
A  theoretical approach has been carried out to indicate that if 
all terms are included with their proper temperature dependence, the 
storage time should correspond to a function of the form;
exp ( -E^/kl ) I in | ^ j
While this function is capable of being fitted to measured data, it
does not adequately account for the sudden increase if the six const­
ants are functions of the transistor dimensions and currents applied.
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Other parameters of the transistor have been investigated, and 
only one parameter, the saturated base charge, has been found to vary 
in a manner which might give rise to this phenomenon. The variation 
of this charge with temperature as determined by classical theory, 
is also seriously violated by the measured results.
One existing theory which has previously been applied to ger­
manium single crystal conductivity measurements shows promise as a 
possible explanation of the effect measured. Hung has postulated a 
theory of impurity center conduction at low temperatures to account 
for the sharp rise in conductivity at extremely low temperatures.
This theory has encountered some opposition, and has been explained 
as more probably due to tunnelling, Rutherford scattering, or break­
down phenomena by various other experimenters. It must be stated that 
the theory of Hung is based on strictly empirical considerations, and 
does seem to correlate the data obtained for various measurements.
One drawback to the application of this theory for the present case, 
is the conventional conductivity change measured for the transistor.
It is concluded that an inçurity center recombination process 
is set up at low temperatures. This conclusion is based solely upon 
an empirical fit to the curve of storage time as a function of temp­
erature in the anomalous region. For the transistors tested a fit 
to the curve was obtained using the exponent on T as 1.64 at an act­
ivation energy of 0.05 electron volts. This corresponds to the case 
of an n type semiconductor with a k center or band edge located off 
the 000 point, and an impurity gap energy of 0.05 electron volts as
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reported by Johnson and Horovitz.
It ha@ not been possible at this time to determine specific causes 
for the value of the transition temperatures. Quantitative measure­
ments on different transistors seem to indicate that the relative 
cross-sectional area of the base-emitter junction, and the doping 
level of the emitter region are contributing factors to the trans­
ition temperature value. This is consistent with the inpurity cond­
uction theory, since for lightly doped emitters with large areas com­
pared to the base effective area, the transition temperature is de­
creased. For these conditions the density of impurity centers is de­
creased and lower temperatures would be required before impurity 
center scattering commences to dominate.
The small signal parameter measurements carried out in the course 
of this research verify the contention that no good reason should 
exist for the avoidance of cryogenic cooling of transistor cir­
cuitry in order to increase the power handling capability per unit 
volume. Since extremely low ambient temperatures are experienced on 
the dark side of space probes, and are expected on the dark and in 
the twilight regions of immediately forseeable planetary stations, 
it would seem that advantage should be taken of this natural cool­
ing region to package higher power systems in smaller volumes. Some 
degradation of current gain is inevitable, but for many sensing and 
transmitting applications a stable voltage gain and proper match­
ing circuitry is adequate. In addition the use of dimensionally 
smaller transistors will yield an increase in the upper frequency limit.
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It is recommended that a program of study should be instituted to 
determine if Hung's theory of inçurity center conduction is applicable 
to scattering processes. On the basis of data measured during this 
program such a possibility is highly probable. In addition a major 
program of both experimental research and numerical analysis could 
be undertaken to determine the factors in transistor construction 
which would give optimum design for low temperature transistors. On 
the basis of the work done this would seem to be some function of both 
transistor geometry and relative doping level. While such a program 
is beyond the capability of equipment available to the author at the 
present time, it is probable that such a program will be initiated.
The basis for this statement is evident when one considers the grow­
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